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本文基于 SOPC 系统构建了高速 UART 通信系统和锁场系统控制软件，详
细讨论了高速串行通信系统的物理层、互连层、传输层和应用层的多层结构设

























While the NMR had been widely used in various fields, developing a high 
resolution NMR spectrometer with independent intellectual property right was taken 
into the agenda, and there came an inevitable requirement of developing a supported 
lock system. This paper describes both design theory and process of the lock 
hardware and software system, based on the development practice of lock system for 
“Development of 300-500MHz NMR Spectrometer”, a research project with the 
“11th Five-Year Plan” national scientific and technological support. 
Based on the field-frequency interlock theory, this paper respectively designs a 
transmitter, a receiver and a control system, and proposes a separate hierarchical 
structure design method，which divides the hardware and control system into a 
multi-level structure: physical layer, communication layer, system control layer and 
the application layer, and establishes the foundation for developing system 
with clear structure and remarkable simplification. 
This paper proposes a solution for producing stable, high-resolution lock pulse 
signals with DDS technology. By using a FPGA as the DDS circuit controller and 
processing the output signal with an elliptic-LPF, a power amplifier, a variable 
attenuator and a RF switch, the lock system will output pulse signals with all digital 
adjustable frequency, power, phase and pulse width. The solution simplifies the 
system structure, and also ensures the purity of the RF signal spectrum. Meanwhile, 
by implementing lock receiver and error unit with variable gain amplification and 
quadrature detection, this paper successfully extracted the lock error signal with 
digital controllable amplitude. 
This paper also builds a high-speed UART communication system and a lock 
control software using SOPC technology. Based on the discussion of multi-layer 
structure of physical layer, interconnect layer, transport layer and application layer 
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to character-oriented serial communication, the hardware drivers and control 
software system, using VHDL and Nios II processor. 
The practical testing and operation result of the lock system shows that the 
DDS and quadrature detection-based lock transceiver has achieved the design 
requirements of frequency resolution, power adjustment range and gain linearity, 
meanwhile the SOPC-based control system demonstrates an excellent flexibility. 
The system works well practically and get good magnetic field stabilization, which 
proves the design of this paper has obtained the expected result. 
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分辨率的主要因素。如 500MHz 核磁共振谱仪，其频率分辨率达到 0.1Hz，客
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